PULSE REGISTERS

BUILT IN SELF TEST & IDDQ TESTING

TSPC Logic

Dynamic Latches and Registers -VLSI

SENSE AMPLIFIER BASED REGISTERS

Techniques to Reduce Power

PIPELINING SEQUENTIAL CIRCUITS

Master Slave Edge Triggered Register || VLSI Design || Learn Thought

PHASE LOCKED LOOP

How to use Relays in circuits?? (In Tamil)

Static Latches and Registers

CombCkt - 17 - Pseudo NMOS Logical Effort and CVSL

Sequential Logic Design -I

Dynamic CMOS ( Basics, Circuit, Working, Advantages & Disadvantages) Explained

Introduction

Master slave register | Reduced clock load | VLSI | Lec-100

12.13. Sense amplifiers

Mux based latches | Master-Slave | VLSI | Lec-99

Static Latches and registers | VLSI | Lec-98

Dynamic Latches and Register || VLSI Design || Learn Thought